ST TDA 8133 free download

File name tda 8133.pdf

® TDA8133/D +5.1 V AND +8 V DUAL-VOLTAGE REGULATOR WITH DISABLE AND RESET FUNCTIONS PRELIMINARY DATA FEATURES s Input Voltage Range: 7 V to 18 V s Output Currents up to 750 mA s Fixed Precision Output 1 Voltage: 5.1 V ±2% s Fixed Precision Output 2 Voltage: 8 V ±2% s Output 1 with Reset Function s Output 2 with Disable Function by TTL Input s Short-circuit Protection at both Outputs s Thermal Protection s Low Dropout Voltage SIP9 (Plastic Package) ORDER CODE: TDA8133 DESCRIPTION The TDA8133 and the TDA8133D are monolithic dual positive voltage regulators designed to provide fixed precision output voltages of 5.1 V and 8.0 V for currents up to 750 mA. An internal reset circuit generates a reset pulse when the voltage of Output 1 drops below the regulated voltage value. Output 2 can be disabled via the TTL input. Short-circuit and thermal protections are included in all versions. DIP16 (8 + 8) ORDER CODE: TDA8133D INPUT1 9 8 7 6 5 4 3 2 1 Tab is connected to GROUND 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 GROUND GROUND GROUND GROUND GROUND GROUND GROUND GROUND OUTPUT1 INPUT2 OUTPUT2 DELAY CAPACITOR NTBC DISABLE RESET GROUND RESET DISABLE NTBC DELAY CAPACITOR OUTPUT2 INPUT2 INPUT1 OUTPUT1 September 2003 This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice. 1/13 TDA8133/D TABLE OF CONTENTS Chapter 1 Chapter 2 2.1 2.2 2.3 GENERAL INFORMATION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3 ELECTRICAL CHARACTERISTICS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4 Absolute Maximum Ratings ... 4 Thermal Data ... 4 Electrical Characteristics ... 4 Chapter 3 Chapter 4 Chapter 5 Chapter 6 Chapter 7 CIRCUIT DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6 APPLICATION DIAGRAMS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 POWER DISSIPATION AND LAYOUT INDICATIONS . . . . . . . . . . . . . . . . . . . . . .9 PACKAGE MECHANICAL DATA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 REVISION HISTORY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 2/13 TDA8133/D GENERAL INFORMATION 1 GENERAL INFORMATION Figure 1: TDA8133 Block Diagram DELAY CAPACITOR 3 6 Reference RESET INPUT1 1 Regulator 1 Protection 9 OUTPUT1 INPUT2 2 Regulator 2 8 OUTPUT2 DISABLE 4 7 NTBC 5 GROUND NTBC: Not to be Connected Figure 2: TDA8133D Block Diagram DELAY CAPACITOR 3 5 Reference RESET INPUT1 1 Regulator 1 Protection 8 OUTPUT1 INPUT2 2 Regu